Diminished-1 Modulo 2n + 1 Squarer Design

نویسندگان

  • Haridimos T. Vergos
  • Costas Efstathiou
چکیده

Squarers modulo M are useful design blocks for digital signal processors that internally use a residue number system and for implementing the exponentiators required in cryptographic algorithms. In these applications, some of the most commonly used moduli are those of the form 2+1. To avoid using (n+1)-bit circuits, the diminished-1 number system can be effectively used in modulo 2+1 arithmetic applications. In the paper, for the first time in the open literature, the authors formally derive modulo 2+1 squarers that adopt the diminished-1 number system. The resulting implementations are built using only full-and half-adders and a final diminished-1 adder and can therefore be pipelined straightforwardly.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Power efficient Simulation of Diminished-One Modulo 2n+1 Adder Using Circular Carry Selection

In this paper we have find great applicability in RNS implementation for the Diminished-one modulo 2n+1 Adder using Circular Carry Selection (CCS) circuit. This adder presents a modulo addition of different bit values for n = 8, 12, 16, 24, 32, 48, 64. We are using the Diminished-one criteria using Circular Carry Selection (CCS) technique for the proposed modulo adder. The circuit design of pro...

متن کامل

A High Performance Modulo 2+1 Squarer Design Based on Carbon Nanotube Technology

In this paper, a design of high performance modulo 2+1 squarer is proposed. The primary improvement comes from the algorithm, circuit implementation, and implementation technology. For the algorithm, the partial product matrix reconstruction is optimized to achieve a larger range of input and fewer operation steps. The modified Wallace tree is employed to compress the partial product in each co...

متن کامل

ضرب‌کننده و ضرب‌جمع‌کننده پیمانه 2n+1 برای پردازنده سیگنال دیجیتال

Nowadays, digital signal processors (DSPs) are appropriate choices for real-time image and video processing in embedded multimedia applications not only due to their superior signal processing performance, but also of the high levels of integration and very low-power consumption. Filtering which consists of multiple addition and multiplication operations, is one of the most fundamental operatio...

متن کامل

Hardware for Efficient Data Processing

Modulo 2+1 multiplier and squarer are critical components in various applications such as secure communications in networked instrumentation and distributed measurement systems, data encryption and residue arithmetic that increasingly demand high-speed and low-power operations. In this paper, an efficient hardware architecture of modulo 2 + 1 multiplier and squarer are proposed and validated to...

متن کامل

Design of modulo 2+1 Adder for Application in Convolutional Encoder

ABSTRACT: The modulo 2+1 adders have been used extensively in the field of Wireless Communications and Signal Processing Applications. They find their application especially in Convolutional Encoders. The proposed system is a low complexity design of modulo 2+1 adder derived by decomposition of parallel prefix computation into several blocks of smaller input bit-widths. Our proposed adders can ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004